In our present design, the strip pitch of the junction side is 55 p m and the pitch of the ohmic one varies from 75 to 27 mm and 48 respectively. The effective widths are 25.6 mm and 44.8 mm for the inner and outer The number of detector modules is 16 for both super layers. The aggregate number of read-out channels will be thus order of l~~~o o .
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The number ofhit channels per trigger will be, however, t o track signals. Considering this fact together with the high trigger rate resulting from high beam currents, we applied a sparcified read-out mechanism at this stage, where only channels which give signals are read-out. With this mechanism at the preamplification stage, we could expect a significant reduction of the read-out and data transfer time.
We must handle a signal always with its original channel number(tagging) owing to this zero suppression (sparcification) mechanism. The preamplifiers and the control circuit on a detector module will output the analog data along with channel identification. The main tasks of signal Processing in the next(second) stage are, therefore, to do data formatting, Analog-to-Digital(AD) conversion of the signals and data buffering. Since we cannot send analog data over long distance and we cannot Put the AD converters at the detector because of EM1 and power consumption, we install another electronics board, which is called a data scanner, 1 m away from the detector in order to do the second level processing.
The main design idea of the data scanner is to install a CPU on board. As whole control of the signal processing is initiated by a software program, we can avoid a complicated hardware logic on the data scanner. Moreover by installing a buffering mechanism in the software process, the dead time will be expected to be greatly diminished. In the following sections, we describe the hardware and software aspects of the data scanner, and the system performance measured using the prototype board recently constructed.
DATA SCANNER SYSTEM
On a detector module, we have four read-out blocks at both sides of both edges. A detector module of the inner(outer) super layer has four(seven) preamplifiers on each read-out A data Scanner system, which is a part of the front-end 250 pm. The radii of the inner and outer super layers are data acquisition system of the BELLE silicon vertex detector, makes an analog-to-digital conversion of preamplified signals from the detector and stores digitized data into loand buffer managing are performed by a software process of an on-board CPU. With this data scanner system, we can achieve data taking memory. The sequence with less than lo ?6 dead time ' P to 8oo trigger rate. 1000 on average, where only ten to twelve hits will be due
I. INTRODUCTION
The BELLE detector is now being constructed at KEK in order to observe CP violation in the B meson decay. The B mesons are generated from T(4S)s created by asymmetric e+e-collisions at the KEK B-factory. For this purpose, an excellent vertex detector to tag B mesons is indispensable. The simplest way to tag B mesons is t o identify their decay points with precision less than 100 ,am. An optimized way to achieve this high space resolution is to install a vertex detector with double-sided silicon microstrip read-out. Figure 1 shows the r-q5 view of the BELLE vertex detector(SVD) [l] together with the beam pipe. We have an octagonal configuration of two super layers. Each layer has two sub-layers, where double-sided silicon detector modules are installed. The data scanner will not be installed in the vicinity of the detector, but located about 1 m away as discussed in the last section to maintain EM1 immunity and to reduce handshake latency.
A. Hardware system
The building blocks of the hardware system of the data scanner are Transputer T805(30MHz) as CPU and its 128K memory, FIFO memory, two AD converters, custom VLSI sequencer, custom VLSI data receiver and ancillary logic circuit. A block diagram of the hardware system is shown in Fig.2 . A pair of dedicated custom VLSIs transmits and receives hit data information(ana1og signals and digital data of hit channels) between a detector module and data scanner. A custom VLSI called control-A chip makes data formatting in a ten-stage sequence. It picks up a module and chip identification code and puts them into FIFO, puts the channel number received from the detector module as well as digitized data after AD conversion also into FIFO. The information of one hit is wrapped in a packet of eight bytes. The sequence of both the data sparcification and data formatting are driven by a 16 MHz clock.
The Transputer T805 initiates the control-A chip by setting a flag(DATA-BEGIN) into a control-A control and status register(CSR). When control-A finishes its sequence, it sets an another flag called DATA-END. The Transputer makes a DMA transfer from FIFO to its internal memory by detecting this flag. Actually an interrupt to a Transputer process is caused by DATA-END and Event Trigger flags. Besides these flags, data abort and overflow flags will cause the interrupt. Since a Transputer recognizes only one interrupt, one must analyze the source of the interrupt by examining the bit pattern of the control-A CSR in a software process. After completion of the DMA data transfer into the internal memory where a software process manages the buffer access, the Transputer issues a reset signal for the preamplifiers in order to restore the base line and moves the hardware to wait for the next trigger.
Two AD converters are used because each hit channel sends two analog signals; one before and one after the trigger. This scheme contributes to the noise filtering of the preamplifier. Detailed design ideas of the hardware system of the data scanner will be found in [a] , [3] .
B. Sofiware System
As discussed in the last subsection, the most characteristic aspect of the hardware design is the introduction of a Transputer for the whole control of the board function. The present software system of the data scanner consists of basically two parallel processes. One is a command and interrupt handler and the other one is a buffer manager. The command and interrupt handler waits for two different kinds of signals, which are a software command(DAQ GO/STOP) issued by the central data acquisition system and an hardware interrupt signal generated by the control-A chip. Once an interrupt by an event trigger has occurred, the Transputer notifies the control chip to start the data formatting sequence. The state and transition diagram of this command and interrupt analysis chain is shown in Fig.3 The buffer manager process applied in the system is a simple FIFO type memory management, which we have adopted a method given by R.Cok [SI. The buffer manager firstly runs solely to fetch data from then event buffer and prepares to output. Then the process branches into two sub-processes. One sub-process, called producer, puts data into an event buffer from the actual FIFO memory with a DMA transfer while the other one, called consumer, sends data which have been extracted from the buffer in advance. This rather involved scheme comes from a restriction of Transputer software system that two parallel processes can not share the parameters [B] . The buffer parameters should be kept in a single process.
SYSTEM PERFORMANCE
In this chapter, performance of the system with the prototype data scanner board is discussed. The hardware components we have used for the measurement in this study are a prototype data scanner board, a detector module digital emulator, a Transputer and a workstation. The component setup is shown in Fig. 4 .
The workstation is used as a server for the Transputer on the data scanner and so-called root Transputer, which is connected to the workstation via an INMOS B300 gatebox. The root Transputer relays commands(DAQ-GO/STOP) from the work station to the data scanner. It also receives data sent by the buffer manager in the data scanner Transputer. The root Transputer sends monitoring information to the work station from time-to-time during a run. The gatebox works as a router to transmit INMOS link protocols on ethernet cables.
The main purpose for constructing of the prototype is to check the stability of the ADC system and functionality of the digital circuit in conjunction with the custom VLSIs.
The detector module digital emulator was constructed to give facility only for these check items. The analog signals which the preamplifiers output are generated in the DAGS of the data scanner and eventually returned to the data scanner. These signals are simply passed over the emulator. The number of hit channels is controlled currently as 28 in the emulator board. In the present setup, hence, the data scanner always gets the same analog values from 28 channels with every trigger, whereas the scanner has its full functionality.
No obvious modification for the control software has been made, either. In the present software system for the data scanner Transputer, however, we have added a process t o generate the interrupts to the control-A chip besides two concurrently running processes of the interrupt handler and the buffer manager. The third process generates interrupts randomly according to an exponential distribution with a given average trigger rate. The CSR of the control-A has a bit for the forced trigger. If the software sets this bit, an interrupt is generated immediately and normal sequence for the data formatting is started in the control-A chip.
So far, we have discussed the data scanner itself. The data acquisition system of the SVD has another(third) signal processing system. Since the performance of the third system has not yet quite known, we have introduced a parameter for the processing time in this system and denoted it as Tproe. In the current configuration, the data scanner and the root Tkansputer which receives data from the data scanner is connected with a 1. Hence in order to extract the full performance of the data scanner, it is important to keep T,,,, less than 1 msec.
The data shown so far have been accessed with the buffer depth of the buffer manager at a level of 16. We have examined this buffer depth dependence of the live-time with four T,,,, cases. In Fig. 7 , the live-time fraction is plotted as the buffer depth is varied from 1 t o 64. The trigger rate has been fixed as 800 Hz. We find that an effect to gain the live-time fraction with increasing the buffer depth is more evidently demonstrated when T,,,, becomes larger, although the effect will be stabilized anyway if the buffer IV. SUMMARY A prototype of the data scanner has been constructed. The data scanner makes data formatting and Analog-to-Digital conversion of the preamplified data of the BELLE silicon vertex detector and sends them to the local event builder system after data buffering. We have made a design with a CPU on the data scanner in order to initiate the data formatting sequence and data buffering. We have intended t o use buffering mechanism in the data scanner for reducing the dead time which might be due to data transfer over long distances. With this design we could simplify the hardware configuration.
Although we have not yet a clear idea about the transfer time necessary for the data transfer from the data scanner to the next signal processing stage, we could achieve livetime fraction greater than 90 % with trigger rates up to about 800 Hz if this transfer time is less than 1 msec. The 1 msec estimation is longer than time needed to transfer data over 1000 m with optical fibers [7] . Alternatively stated, we can endure a transfer speed of 0.2 MByte/sec between the data scanner and the next stage if this transfer time is used only for the serial link communication. Thus, this time must be considered as the worst case. The buffer manager system was found to improve the live-time fraction about 10 % when the trigger rate is 800 Hz and the transfer time to the next stage is greater than 0.8 msec. If we can construct the next level processing system with the transfer time of less than 1 msec for transferring the signal from a data scanner, we can conclude that the present system passes our requirement for a live-time fraction more than 90 % at trigger rate of 500 Hz.
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